































```
| SHEET INDEX |  
|             |  
| SE WP - 7 of 2 |  
|             |  
| AC ERASING - 8 sections |  
|             |  
| AIG POWER - 9 sections |  
|             |  
| CONTROL - 6 sections |  
|             |  
| OC LINE - 4 sections |  
|             |  
| BENT-EM - 4 sections |  
|             |  
| REVELA-SPC - 3 sections |  
|             |  
|             |  
|             |  
  
| INCL 4 - 20 sections - 200 components |
```

NET NAMING

Internal junctions are named for what they join

Usual: `JPNs` node at that IC join e.g. `JPNDA_WBP`

Problem: `_W` midpoint of a wire pair e.g. `IRBGLD3_W`

Problem: `_name` tag between `W` and `node` e.g. `PNV12_O1`

all others are explicit design notes

MAGNETICS CONSTRUCTION

Identify per declassification and Duran, pag. 56, acceptance lines from (this)

D1 L A3 L C5 to T73 (to weekend (KATOLGO ALST), 1024 x 1 bit time - to 14 10V4A (102.5A ph (E51)

D2 L6M4-2 to 3a T23 (to, 104, 26, 60ms) -> 1024 x 1024 ph (door 11 A4, E51) related losses 11.8 - mm)

Total L = time - measured other leakage time COMPONENTS leakage approx. 6 or 7nTAX section